no3 standard cell family

3-I/P NOR gate
no3 symbol
The no3_x1 is a single stage 3-NOR with P/N ratio of 1.5. The no3_x4 is a 3 stage 3-NOR with stage efforts of about 1.2 and 3.9.
nq:(i2+i0+i1)' cell width power Generic 0.13um typical timing (ps & ps/fF), pin i1.
leakage dynamic tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF)
sxlib013 gates lambda 0.13um nW nW/MHz PinCap PropR RampR PropF RampF
no3_x1 1.7  50 2.75  0.81  13.0  6.0f  58  4.37  50  2.29
no3_x4 2.7  80 4.40 2.54  69.2  6.3f 199  0.74 174  0.57
no3_x1
 
Effort
FO4 Log.
i0 /\ 2.16 2.37
¯_
i1 /\ 1.91 2.31
¯_
i2 /\ 2.25 2.33
¯_
no3_x1 schematic no3_x1 standard cell layout
no3_x4
 
Effort
FO4 Log.
i0 /\ 3.05 0.50
¯_
i1 /\ 2.90 0.48
¯_
i2 /\ 2.63 0.46
¯_
no3_x4 schematic no3_x4 standard cell layout