noa2a22 standard cell family

2×2-AND into 2-NOR gate
noa2a22 symbol
The noa2a22_x1 is a single stage AND-OR-Invert with P/N ratio of 1.7. The noa2a22_x4 is a 3 stage AND-OR-Invert with stage efforts of about 1.7 and 3.9.
nq:((i2*i3)+(i0*i1))' cell width power Generic 0.13um typical timing (ps & ps/fF), pin i1.
leakage dynamic tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF)
ssxlib013 gates lambda 0.13um nW nW/MHz PinCap PropR RampR PropF RampF
noa2a22_x1 2.3  70 3.85 1.39  15.7  6.4f  54  2.73  46  1.94
noa2a22_x4 3.7 110 6.05 2.43  57.4  4.2f 174  0.76 169  0.61
noa2a22_x1
 
Effort
FO4 Log.
i0 /\ 1.58 1.69
¯_
i1 /\ 1.56 1.73
¯_
i2 /\ 1.99 1.82
¯_
i3 /\ 1.95 1.84
¯_
noa2a22_x1 schematic noa2a22_x1 standard cell layout
noa2a22_x4
 
Effort
FO4 Log.
i0 /\ 2.66 0.30
¯_
i1 /\ 2.61 0.33
¯_
i2 /\ 3.08 0.32
¯_
i3 /\ 3.01 0.33
¯_
noa2a22_x4 schematic noa2a22_x4 standard cell layout