applications/engineering

vhd2vl - VHDL to Verilog translator

Website: http://doolittle.icarus.com/~larry/vhd2vl/
License: GPLv2+
Vendor: Fedora Project
Description:
vhd2vl is a VHDL to Verilog translation program.
It targets the translation of synthetisable RTL.
While far from complete it supports a useful
subset of VHDL, sufficient for complex designs.

Packages

vhd2vl-2.3-1.el6.src [47 KiB] Changelog by Chitlesh Goorah (2010-07-12):
- New upstream release

Listing created by Repoview-0.6.5-1.el6