verilator - A fast simulator for synthesizable Verilog
| Website: | http://www.veripool.com/verilator.html |
|---|---|
| License: | GPLv2 |
| Vendor: | Fedora Project |
- Description:
Verilator is the fastest free Verilog HDL simulator. It compiles synthesizable Verilog, plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to create executable models of CPUs for embedded software design teams.
Packages
| verilator-3.805-1.el6.i686 [2.2 MiB] |
Changelog
by Chitlesh Goorah (2010-11-07):
- updated to 3.805 |